Bharath Reddy
Verified Expert in Engineering
Design Engineer and Developer
Bharath is a design engineer passionate about hardware architecture, RTL design, edge computing, artificial intelligence, and AI chipsets. With nine years of experience in the IT sector, he has successfully built projects from the ground up and led them to completion. Bharath's expertise in the latest technologies, coupled with his strong leadership skills, enables him to drive impactful projects and deliver tangible results for businesses.
Portfolio
Experience
Availability
Preferred Environment
Windows, PyCharm, Architecture
The most amazing...
...feat I've accomplished was taking ownership of the entire project delivery for a QSFP module development.
Work Experience
Staff Design Engineer
Imagination Technologies
- Delivered an in-house media access control (MAC) intellectual property project, leading it from end to end, overseeing linting and clock-domain crossing (CDC) clean processes, and conducting self-unit testing to meet specified timing goals.
- Acknowledged by the company's vice president for the work I've done and the impactful results achieved.
- Used Jira for bug tracking, Python scripting for automation tasks, and SystemVerilog for verification purposes.
Senior Logic Design Engineer
Intel
- Contributed to the development of register-transfer level (RTL) intellectual property targeting FPGA platforms and QSFP, PCIe, and I2C modules.
- Took ownership of the entire project delivery, handling linting, clock-domain crossing (CDC) checks, and static timing analysis (STA). Used HSDS and Jira to track the project's progress.
- Completed the tape-out process for two projects targeting the FPGA platform and QSFP module.
Hardware Design Engineer
Cisco
- Designed hardware solutions for SD-WAN technology, edge computing, and security protocols like MACsec/IPsec.
- Used Scrubber, Jira, and HSDS for tracking bugs, and leveraged Webex and Teams to facilitate seamless collaboration and communication.
- Developed an efficient hardware design specifically tailored for SD-WAN technology with MACsec IP integration.
Experience
QSFP Module
The QSFP controller within the QDFP module facilitates communication with the connected module and retrieves data. To handle data transfer, AXI Stream was used as the data lane protocol and AXI Slave Interfaces for register mapping. The I2C communication protocol was used for connecting with external modules.
In the design process, the Design Compiler tool was used to synthesize code, and the Altera Quartus software was utilized for validation on the FPGA platform. Finally, Spyglass was used for linting and CDC analysis.
Education
Master of Technology Degree in Very Large Scale Integration (VLSI) Design
Vellore Institute of Technology - Chennai, India
Skills
Tools
PyCharm
Platforms
MacOS, AIX, Windows
Languages
Python, Verilog, Verilog HDL, Python 3
Frameworks
Django
Other
STA, CDC, PCI Express, APIs, RTL, Architecture, PCIE, Artificial Intelligence (AI), Lint, CXL
How to Work with Toptal
Toptal matches you directly with global industry experts from our network in hours—not weeks or months.
Share your needs
Choose your talent
Start your risk-free talent trial
Top talent is in high demand.
Start hiring